A highly-parallel DSP architecture for image recognition | IEEE Conference Publication | IEEE Xplore