High speed algorithm and VLSI architecture design for decoding BCH product codes | IEEE Conference Publication | IEEE Xplore