Joint graph-decoder design of IRA codes on scalable architectures [LDPC codes] | IEEE Conference Publication | IEEE Xplore