A memory efficient serial LDPC decoder architecture | IEEE Conference Publication | IEEE Xplore