Hardware-efficient distributed arithmetic architecture for high-order digital filters | IEEE Conference Publication | IEEE Xplore