A cost-error optimized architecture for 9/7 lifting based Discrete Wavelet Transform with balanced pipeline stages | IEEE Conference Publication | IEEE Xplore