Parallel architecture and hardware implementation of pre-processor and post-processor for sequence assembly | IEEE Conference Publication | IEEE Xplore