ASIC implementation of a computationally efficient compressive sensing detection method using least squares optimization in 45 nm CMOS technology | IEEE Conference Publication | IEEE Xplore