Efficient Signal Reconstruction via Distributed Least Square Optimization on a Systolic FPGA Architecture | IEEE Conference Publication | IEEE Xplore