Timing-rearrangements of SEC and SASE slave clock chains due to non-small input phase and frequency hits in synchronization networks | IEEE Conference Publication | IEEE Xplore