A FPGA implementation of a parallel Viterbi decoder for block cyclic and convolution codes | IEEE Conference Publication | IEEE Xplore