Evaluating component hiding techniques in circuit topologies | IEEE Conference Publication | IEEE Xplore