Controller design for tracking induced miss-rates in cache memories | IEEE Conference Publication | IEEE Xplore