Parallel logic/fault simulation of VLSI array logic | IEEE Conference Publication | IEEE Xplore