Delay computation in switch-level models of non-treelike MOS circuits | IEEE Conference Publication | IEEE Xplore