Module assignment and interconnect sharing in register-transfer synthesis of pipelined data paths

Module assignment and interconnect sharing in register-transfer synthesis of pipelined data paths | IEEE Conference Publication | IEEE Xplore