Timing models in VAL/VHDL | IEEE Conference Publication | IEEE Xplore