High performance test generation for accurate defect models in CMOS gate array technology | IEEE Conference Publication | IEEE Xplore