An efficient method for parametric yield optimization of MOS integrated circuits | IEEE Conference Publication | IEEE Xplore