Multi-terrain partitioning and floor-planning for data-path chip (microprocessor) layout | IEEE Conference Publication | IEEE Xplore