A history model for managing the VLSI design process | IEEE Conference Publication | IEEE Xplore