An algorithm for locating logic design errors | IEEE Conference Publication | IEEE Xplore