DC parameterized piecewise-function transistor models for bipolar and MOS logic stage delay evaluation | IEEE Conference Publication | IEEE Xplore