Multi-level logic optimization for large scale ASICs | IEEE Conference Publication | IEEE Xplore