Delay optimization of combinational logic circuits by clustering and partial collapsing | IEEE Conference Publication | IEEE Xplore