An automatic finite state machine synthesis using temporal logic decomposition | IEEE Conference Publication | IEEE Xplore