Two-dimensional layout synthesis for large-scale CMOS circuits | IEEE Conference Publication | IEEE Xplore