A systematic approach for designing testable VLSI circuits | IEEE Conference Publication | IEEE Xplore