A comparative study of design for testability methods using high-level and gate-level descriptions | IEEE Conference Publication | IEEE Xplore