Test generation for delay faults in non-scan and partial scan sequential circuits | IEEE Conference Publication | IEEE Xplore