A zero-skew clock routing scheme for VLSI circuits | IEEE Conference Publication | IEEE Xplore