On average power dissipation and random pattern testability of CMOS combinational logic networks | IEEE Conference Publication | IEEE Xplore