Parallel logic and fault simulation algorithms for shared memory vector machines | IEEE Conference Publication | IEEE Xplore