Accurate layout area and delay modeling for system level design | IEEE Conference Publication | IEEE Xplore