Verification of asynchronous interface circuits with bounded wire delays | IEEE Conference Publication | IEEE Xplore