Identification of critical paths in circuits with level-sensitive latches | IEEE Conference Publication | IEEE Xplore