Latchup-aware placement and parasitic-bounded routing of custom analog cells | IEEE Conference Publication | IEEE Xplore