Inverter minimization in multi-level logic networks | IEEE Conference Publication | IEEE Xplore