Modeling hierarchical combinational circuits | IEEE Conference Publication | IEEE Xplore