Low Power State Assignment Targeting Two- And Multi-level Logic Implementations | IEEE Conference Publication | IEEE Xplore