Random Pattern Testable Logic Synthesis | IEEE Conference Publication | IEEE Xplore