Computing The Entire Active Area /power Consumption Versus Delay Trade-Off Curve For Gate Sizing With A Piecewise Linear Simulator | IEEE Conference Publication | IEEE Xplore