Selecting Partial Scan Flip-flops For Circuit Partitioning | IEEE Conference Publication | IEEE Xplore