Optimal wire sizing and buffer insertion for low power and a generalized delay model | IEEE Conference Publication | IEEE Xplore