Address generation for memories containing multiple arrays | IEEE Conference Publication | IEEE Xplore