Logic optimization by output phase assignment in dynamic logic synthesis | IEEE Conference Publication | IEEE Xplore