Optimization of custom MOS circuits by transistor sizing | IEEE Conference Publication | IEEE Xplore