Multi-level logic optimization for low power using local logic transformations | IEEE Conference Publication | IEEE Xplore