Inaccuracies in power estimation during logic synthesis | IEEE Conference Publication | IEEE Xplore