Effects of delay models on peak power estimation of VLSI sequential circuits | IEEE Conference Publication | IEEE Xplore